

## Haile Yu

---

CONTACT INFORMATION	Rm 1024, Ho Sin-Hang Engineering Building Department of Computer Science and Engineering The Chinese University of Hong Kong	<i>Phone:</i> +852-6437-2789 <i>E-mail:</i> hlyu@cse.cuhk.edu.hk <i>WWW:</i> www.cse.cuhk.edu.hk/~hlyu
RESEARCH INTERESTS	<b>FPGA Process Variation Characterization</b> <b>Statistical Delay Modelling</b>	
EDUCATION	<b>The Chinese University of Hong Kong,</b> Ph.D Candidate, Department of Computer Science and Engineering Supervisor: Prof. Xu Qiang and Prof. Philip H. W. Leong Cumulative GPA: 3.42  <b>Zhejiang University</b> B.S., Department of Electrical Engineering Cumulative GPA: 3.69 Rank: Top 10%	2007 - now        2002 - 2006
ACADEMIC EXPERIENCE	<b>The Chinese University of Hong Kong</b> <i>Teaching Assistant</i> <ul style="list-style-type: none"><li>• <i>Digital Circuits</i> (CEG3470) <i>Fall, 07-08, 08-09, 09-10</i></li><li>• <i>Data Communication and Computer Networks</i> (CSC4430) <i>Spring, 08-09</i></li><li>• <i>Computer System Architectures</i> (CSC3420) <i>Spring, 07-08</i></li></ul>	2007 - now
PROFESSIONAL SERVICES	Reviewer of ACM Transactions on Reconfigurable Technology and Systems	
PUBLICATIONS	E. Hung, S. J. E. Wilton, <b>H. Yu</b> , T. C. P. Chau, P. H. W. Leong. "A Detailed Delay Path Model for FPGAs", in <i>International Conference on Field-Programmable Technology (FPT)</i> , 2009  <b>H. Yu</b> , P. H. W. Leong, H. Hinkelmann, L. Moller, M. Glesner, P. Zipf. "Towards A Unique FPGA-Based Identification Circuit Using Process Variations", in <i>International Conference on Field Programmable Logic and Applications (FPL)</i> , 2009.  <b>H. Yu</b> , Y. H. Chan, and P. H. Leong, "FPGA interconnect design using logical effort", in <i>International Conference on Field Programmable Logic and Applications (FPL)</i> , 2008.  <b>H. Yu</b> , "FPGA interconnect sizing using extended logical effort model", in <i>International Conference on Field Programmable Logic and Applications (FPL)</i> , 2008.  [Poster] <b>H. Yu</b> , Y. H. Chan, and P. H. Leong, "FPGA interconnect design using logical effort", in <i>Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays (FPGA)</i> , 2008.	
AWARDS & HONORS	<b>Zhejiang University</b> <ul style="list-style-type: none"><li>• Certificate for Chu Kochen Honors Program, 2006</li><li>• Excellent Bachelor Thesis Award, 2006</li><li>• Academia Excellence Award, 2003, 2005</li></ul>	